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Abstract—The increasing system complexity and time to
market constraints are great challenges in current electronic
system design. Raising the level of abstraction in the design
and performing fast yet efficient high-level analysis, validation
and synthesis has been widely advocated and considered as a
promising solution. Motivated by the same approach, our work
on system-level synthesis is presented in this paper: use the
high-level modeling, domain-specific, language AADL for system-
level co-design; use the formal framework Polychrony, based
on the synchronous language SIGNAL, for analysis, validation
and synthesis. According to SIGNAL’s polychronous model of
computation, we propose a model for AADL, which takes both
software, hardware and allocation into account. This model
enables an early phase timing analysis and synthesis via tools
associated with Polychrony.
Index Terms—AADL; Polychrony; Synthesis;
I. INTRODUCTION
In the application domains such as avionics and automotive,
electronic systems are generally an integral part that needs
to satisfy safety-critical requirements. As a result of fast
development of hardware and software in recent years, the
increasing system complexity becomes a great challenge. For
example, more and more software/hardware subsystems or
components are integrated together to provide general-purpose
chips due to flexibility and size requirements. However, the
resulting complexity may lead to system reliability issues.
Moreover, system validation is engaged in a large proportion
of time in the development cycle, which places a limit on time
to market.
As a promising solution to the previous issues, raising the
level of abstraction in the design and performing fast yet
efficient high-level validation and synthesis attract the attention
of both industry and academia. These approaches efficiently
help to reduce the design time cycle and complexity. For
instance, high-level modeling and analysis languages are used
for fast virtual prototyping and design space exploration before
a real physical implementation. We are interested in languages
that can describe both software and hardware, and languages
that are based on rigorous semantics so that efficient formal
validation can be performed.
Architecture Analysis and Design Language (AADL [21])
is a SAE (Society of Automotive Engineers) standard. AADL
enables to identify the structural components, and eventually
express properties of the whole architecture. At the AADL
specification level, an abstract of software application is dis-
tributed onto a set of execution platforms without necessarily
having a physical implementation of the system at hands.
Synchronous languages can significantly ease the modeling,
programming and validation of embedded systems [7]. SIG-
NAL is a domain-specific, synchronous data-flow language,
dedicated to embedded and real-time system design [15].
While being declarative like SCADE or Lustre [12], and not
imperative like Esterel [10], its multi-clocked model of compu-
tation (MoC) stands out by providing the capability to design
systems where components own partially related activation
clocks. This polychronous MoC, called Polychrony [16], also
provides the mathematical foundation to define a notion of
behavioral refinement. Behavioral refinement is the ability
to model a system from the early stages of its requirement
specifications (properties) to the late stages of its synthesis and
deployment (interconnected functions) by iterative upgrade
with correctness-preserving, automated or manual, program
transformations.
In order to support system level virtual prototyping, early-
phase analysis and validation of component-based embedded
systems, we define a model of the AADL based on the poly-
chronous MoC of the SIGNAL programming language [16].
Synthesis is performed on this model to obtain a simulation
model. On one hand, the resulting model has a formal speci-
fication allowing formal verification. On the other hand, real-
time characteristics can be associated with this model so that
profiling can be carried out. The main difficulty is to model
AADL temporal properties into a polychronous model. For
instance, time-related concepts in AADL, such as synchro-
nization, delay, period, etc., are abstracted by discrete logical
clocks, which can be independent or dependent. Thus, AADL
time domain is mapped onto SIGNAL clocks. Independent
or dependent clocks, such as clocks of different threads and
clocks of processors, are partially correlated by schedulers and
allocation specification for simulation afterwards.
Outline. Section II presents some background on AADL
and SIGNAL. Section III introduces our approach of system
synthesis from AADL specifications, by describing an in-
terpretation of AADL into Polychrony. Some related works
are addressed in Section IV, and conclusion is drawn in
Section V.
II. BACKGROUND: AADL AND POLYCHRONY
A. AADL
The purpose of the SAE AADL standard is to provide a
standard and sufficiently precise way of modeling the archi-
tecture of an embedded real-time system, to permit analysis
of its properties, and to support the predictable integration of
its implementation. As an architecture description language,
AADL describes the structure of such systems as an assembly
of software components executed on execution platforms.
AADL adopts component-based paradigm for system de-
scription. To model complex embedded systems, AADL pro-
vides three distinct sets of component categories: application
software, execution platform and composite components. Data,
subprograms, threads, and processes collectively represent
application software, they are called software components. Ex-
ecution platform components support the execution of threads,
the storage of data and code, and the communication plat-
forms. Systems are called composite components. They permit
software and execution platform components to be organized
into hierarchical structures with well-defined interfaces.
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Fig. 1. AADL graphical example.
We show in Figure 1 part of the AADL specification
of a SDSCS system (Simplified Doors and Slides Control
System) [23]. A doors process interacts with two devices
(Door1 and Door2). Three threads inside this process perform
the computation for the door management. The AADL thread
component and its connections will be presented in more detail
in Section III.
Type and implementation: AADL components are de-
fined through type and implementation declarations. A compo-
nent type represents the functional interface of the component
and externally observable attributes. The implementation de-
scribes the contents of the component, specifies an internal
structure in terms of subcomponents, as well as connections
between the features of those subcomponents. AADL allows
a type associated with zero, one or more implementations.
Connections: A connection is a linkage between compo-
nent features, that represents the communication of data and
control between components.
Properties: A property provides information of the com-
ponent that apply to all instances of this component, unless
overwritten in implementations or extensions.
B. SIGNAL language and Polychrony
SIGNAL, based on the polychronous model of computa-
tion [16], is a data-flow language that allows the specification
of multi-clocked systems. SIGNAL handles unbounded series
of typed values (xt)t∈N, called signals, denoted as x. Each
signal is implicitly indexed by a logical clock indicating the
set of instants when the signal is present, noted xˆ. At a given
instant, a signal may be present where it holds a value, or
absent (denoted by ⊥).
P,Q ::= x := y f z | P |Q | P/x
In SIGNAL, a process (written P or Q) consists of the
synchronous composition (noted P |Q) of equations (written
x := y f z) over signals x, y, z. The process P/x restricts the
lexical scope of the signal x to the process P . An equation
x := y f z defines the output signal x by the result of the
application of operator f to its input signals y and z. Several
basic operators are listed in the following:
• Delay “$” gives access to the value of a signal at its pre-
vious time sample. y := x$1 init c
def
≡ (∀t xt = yt =⊥
)∨ (∃m = min{t ≥ 0 | xt 6=⊥}, ym = c∧ ∀t (xt 6=⊥⇔
yt 6=⊥) ∧ (t > m ⇒ (yt = xpred(t) where pred(t) =
max{k < t | xk 6=⊥}))).
• Sampling “when”: the equation y := x when b de-
fines y by x when b is present with the value true.
y := x when b
def
≡ yt = xt if bt = true, else yt =⊥.
• Merging “default” : the SIGNAL expression z :=
x default y merges the signals x and y with a priority
to x at any logical instant where at least one is defined.
z := x default y
def
≡ zt = xt if xt 6=⊥, else zt = yt.
• Cell “cell”: the cell operation y := x cell b repeats
signal x on the instants of boolean signal b. The result
y contains all values of x, and the value of previous x
when b is true. y := x cell b
def
≡ yt = xt if xt 6=⊥,
else yt = ypred(t) if bt = true, where pred(t) =
max{k < t | yk 6=⊥}, else yt =⊥.
SIGNAL is associated with a design environment, Poly-
chrony [13], which provides a formal framework for the sys-
tem modeling at a high level of abstraction, design validation,
as well as simulation for deterministic specifications.
III. CONTRIBUTION: SYNTHESIS FROM AADL MODELS
The main difficulties, when using Polychrony for the model-
ing and synthesis of embedded systems specified in AADL, are
due to their different timing semantics. SIGNAL has a notion
of logical time, the progression which must be made explicit
in computation (with a delay operator over flows), as well as in
communications (thanks to bounded FIFOs). Thus a SIGNAL
application is ultimately composed of atomic “instantaneous”
actions, logically timed as clocks over a partial ordered do-
main; actual duration of an atomic action is abstracted as a
null duration. Conversely, AADL does not provide implicit
instantaneous atomic actions: execution of a thread takes place
between dispatch and complete events defining logical time
intervals during which several occurrences of flows can be
read and written. This logical time is related to physical
time units in an application description. We propose solutions
in our modeling so that AADL time domain is mapped
onto SIGNAL clocks. The guiding principle is to represent a
non-instantaneous AADL action as an instantaneous SIGNAL
action nested in a container that provides “waiting” stations.
This is done with no change in the semantics of the AADL
description. The physical time progressions are represented as
(non-deterministic) SIGNAL processes. A high-level view of
system synthesis is given in this section. Three stages are
presented in the process, which include: modeling AADL
software components in Polychrony, addition of scheduler
models from processors and partition models from component
allocation, and system integration.
A. From abstract logical time to concrete simulation time
AADL takes into account computing latencies and commu-
nication delays, allowing to produce data of the same logical
instants at different implementation instants. Those instants are
precisely defined in the port and thread properties. To tackle
this problem, we keep the ideal view of instantaneous compu-
tations and communications, moving computing latencies and
communication delays to specific “memory” processes, that
introduce delays and well suited synchronizations.
1) Modeling computation latencies: A main feature of
synchronous programs is the logical instantaneous execution,
with respect to logical time: the outputs are immediately
generated when the inputs are received. While in AADL, a
thread may perform a function for a specified time interval.
The output is available and transferred to other components at
a time specified by Output Time timing property. Therefore,
modeling AADL in the polychronous framework requires
some adapter for interfacing abstract logical time and concrete
simulation time.
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Fig. 2. Modeling a time consuming task.
With a process P , we associate a process P o, the output
o′ of which is the value of the output o of P delayed until
its output time occurs, represented by the input event signal
OutEvent (Figure 2). An additional output memory process
OM() is introduced to hold the values, which includes a delay
process AT() for each output.
process P_o =
(? i1, ..., im; event OutEvent1, ..., OutEventn;
! o’1, ..., o’n;)
(| (o1, ..., on) := P(i1, ..., im)
| (o’1, ..., o’n) := OM
(o1,...,on, OutEvent1, ..., OutEventn)
|) where o1, ..., on; end;
process OM =
(? ii1, ..., iin; event h1, ..., hn;
! oo1, ..., oon;)
(| oo1 := AT(ii1, h1)
| ...
| oon := AT(iin, hn) |)
process AT =
(? ii, event h; ! oo;)
(| oo := ii cell h when h |)
2) Modeling propagation delays: Due to AADL specifi-
cation, a process that is logically synchronous to a dispatch
signal “dispatch” can be actually started later. Polychrony
provides features for expressing activation (the clocks of
signals). The main idea to model AADL unprecisely known
time within a synchronous framework is to use additional
inputs, called activation conditions, to model the propagation
delays.
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Fig. 3. Activation condition.
For each process P , an activation condition “Start” is
introduced, and with SIGNAL process IM(), the input i is
resynchronized with Start before entering synchronous pro-
gram P (Figure 3).
pocess P_i =
(? i1, ..., im; event Start; ! o1, ..., on;)
(| (i’1, ..., i’n) := IM(i1, ..., im,Start)
| (o1, ..., on) := P(i’1, ..., i’m)
|) where i’1, ..., i’m; end;
process IM =
(? i1, ..., im; event h; ! o1, ..., om;)
(| o1 := AT(i1, h)
| ...
| om := AT(im, h) |)
3) Towards modeling time-based scheduling: Clocks of dif-
ferent threads or clocks in the same thread may be independent
if timing relations are not precisely provided, which might
cause problem of synchronization and non-determinism.
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Fig. 4. Modeling asynchronous composition.
To solve this problem, we suppose that each thread P is
associated with a timing environment SPS (Figure 4), which
computes the timing control signals (i.e., Start, OutEvent,
etc.), once it is activated (by dispatch event) by the scheduler.
Figure 4 shows a composition of two threads P and Q
presented in SIGNAL. Each component is activated by its
corresponding activation event Start. Once SPS is triggered
by the signal dispatch, it generates activation clock Start to
activate the component, and computes the output available
clock OutEvent that satisfies the specified clock properties.
Once these different timing semantics are bridged, now
we can model the AADL threads and other components in
Polychrony. In the following, we will first present the modeling
of a thread, then the communications between them.
B. Modeling AADL in Polychrony
1) Thread: Threads are the main executable and schedu-
lable AADL components. To characterize its expressive ca-
pability, a thread th ∈ T H, where T H is the set of thread
components, encapsulates a functionality that may consist of
ports P =< p1, p2, . . . , pm >, pi ∈ P , which declare the
interface; connections set C =< c1, c2, . . . , cn >, where ci
is a connection C ci ∈ C; properties R =< r1, r2, . . . , rk >
, ri ∈ R is a property R, which provide runtime aspects;
behavior specification T/S that represents a transition system
T over states S; and subcomponents Su that may be a set of
subprograms or data.
th = < P, C, R, Su, T/S >
A thread is modeled within the following steps:
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Fig. 5. Translation of AADL thread in SIGNAL
• An AADL thread th is firstly translated to a SIGNAL
process SP , which contains the behaviors T/S (the
detailed interpretation can be found in [17]) and the
associated subcomponents Su and connections C. SP
has the same input/output flows as th, plus an additional
tick coming from the scheduler (Figure 5). Each input
(resp. output) port pi ∈ P corresponds to an input (resp.
output) signal. The notation I() is used to represent the
translation.
SP = I(P, C, Su, T/S)
• According to the AADL specification, the input signals
of a thread are transmitted from the sending threads at
the output time of the ports. Due to the different timing
semantics between AADL and SIGNAL, runtime aspects
are translated by a SIGNAL process SPT (Figure 5),
which plays the role of timing semantics interface be-
tween AADL and synchronous model. In SPT , two
memory components IM() and OM() are added. The
main functions of SPT with regard to SP include the
memorization of signals and activation of thread.
SPT = (|IM |SP |OM |)
• The execution of a thread is characterized by real-time
features such as dispatch time and completion time. Due
to this real-time control semantics, a new process SPS
(Figure 5) is added, inside which the timing control
signals are automatically computed once it is activated.
SPS records all the temporal properties of the thread, and
when it receives the scheduling signals (e.g., dispatch)
from the real thread scheduler, it starts to calculate
the timing signals (Start, Completion, Deadline. . . ) for
activating and completing the SPT process.
SPS = I(R)
2) Connection: Port connections are explicit relationships
declared between ports or between port groups that enable the
directional exchange of data and events among components.
There are several categories of legal port connections: data
port connections, event port connections, etc. In this paper,
we will discuss the modeling of data port connections. Event
and event data port connections support sampled connections
and queues are required.
AADL provides three types of data port communication
mechanisms between threads: immediate, delayed and sam-
pled connections. For an immediate or delayed data port
connection, both communicating periodic threads must be
synchronized and dispatched simultaneously. The transmission
time of a connection is specified by Latency property.
• Sampled. A Connection process receives values from an
output port when OutEvent is present. Since the commu-
nication takes a duration represented by Latency, an event
LatencyEvent is introduced to specify the time at which
the value has been sent to the destination. The received
values cannot be used immediately: they are not available
until input time, specified by Input Time property and
represented by an event InEvent in SIGNAL. Hence,
another memory AT() process is added. Figure 6 gives
a general interpretation of sampled data port connection.
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Fig. 6. AADL sampled data connection in SIGNAL processes
• Immediate. Data transmission is initiated when the source
thread completes and enters the suspended state. The out-
put is transmitted to the receiving thread at the complete
time of the sending thread (OutEvent = Completion)
and available on the receiver side when InEvent =
Start. The scheduler will dispatch the sender thread first,
and ensure the receiver starts after the completion of the
sender.
• Delayed. The value from the sending thread is transmitted
at its deadline (OutEvent = Deadline), and is available
to the receiving thread at its next dispatch (InEvent =
dispatch).
3) Processor and Scheduling: In AADL, a processor is an
abstraction of hardware and software responsible for executing
and scheduling threads. The property Scheduling Protocol
defines the way the processor will be shared between the
threads of the application. The possible scheduling proto-
cols include: Rate Monotonic, Earliest Deadline First, Dead-
line Monotonic, Least Laxity First, Highest Priority First
and any other user defined scheduling policy.
According to the AADL specification, a scheduler is needed
for the simulation. It selects enabled tasks for execution
according to the scheduling policy. A simple non-preemptive
scheduler MS has been coded in SIGNAL manually for
simulation. This scheduler takes into account events such
as dispatch, Start, Completion, etc., for the scheduling of
threads. More sophisticated schedulers, such as that provided
by Cheddar [22] are expected to be integrated into the system.
4) Binding: A complete AADL system specification in-
cludes both software application and execution platform. The
allocation of functionality onto architecture is specified, for
example, the property Actual processor binding declares the
processor binding property along with the AADL components
and functionality to which it applies.
In the corresponding SIGNAL programs, the threads
(SIGNAL processes) bound to the same processor are placed
in a same process M , and they are controlled by the scheduler
MS generated for the processor. The generated SIGNAL pro-
grams are annotated with allocation information. The function
Binding(th) provides the processor to which a thread th is
bound. I(C) is a set of SIGNAL processes that are the interpre-
tation of related connections. Each data port connection c ∈ C
could be modeled as described in the previous subsection.
I(R) is a SIGNAL process that represents the interpretation
of the related properties.
M = (I(th1) |I(th2) | . . . |I(thm) |I(R) |I(C) |MS)
where Binding(th1) = Binding(th2) = · · · = Binding(thm)
All the SIGNAL processes bound to the same processor have
the same SIGNAL pragma RunOn i [9], which enables the
distribution of these processes onto the same processor i.
5) System: The system is the top-level component of the
AADL model. A system can be organized into a hierarchy
that can represent complex systems of systems as well as the
integrated software and hardware of a dedicated application
system.
A system S =< P, C, R, Th > specifies the runtime
architecture of an operational physical system, where P =<
p1, p2, . . . , pm > consists of the ports pi ∈ F declaring the
interface of the system, C =< c1, c2, . . . , cn >, ci ∈ C,
represents the port connections among components, R =<
r1, r2, . . . , rk >, ri ∈ R, specifies the properties among which
additional allocation descriptive information are provided, and
Th =< th1, th2, . . . , thl > where thi ∈ T H, is a set of
executable threads.
I(S) = (M1|M2| . . . |Mnp|I(P )|SS)
where Mi = (I(thi1)|I(thi2)| . . . |I(Ri)|I(Ci)|MS),
Thi =< thi1, thi2, · · · >= {thij ∈ T H, Binding(thij) = processori},
Ci, Ri are the sets of connections and properties related to Thi,
np is the number of processors
The system S is transformed into a SIGNAL process, including
a composition of container processes Mi, which includes
the executable thread processes I(thij) (thij ∈ Thi), their
connections I(Ci) and related properties I(Ri), as well as a
global scheduler SS for activating each processor scheduler
MSi and ports interpretations I(P ) (which are translated as
input/output signals).
C. Simulation and verification
Once we have the complete model, based on SIGNAL, for
AADL, we can carry out the synthesis so that a simulation
model is generated. Profiling, verification and VCD-based
(value change dump) simulation, which are briefly presented
here, can be performed on this model.
In the framework of Polychrony, profiling, such as comput-
ing Worst-Case Execution Time (WCET), is used for purpose
of performance evaluation [14]. The profiling process includes
three steps: temporal properties specification, temporal ho-
momorphism, and co-simulation. First, temporal properties,
such as availability time and duration, are associated with
SIGNAL variables, types, operators, etc. Second, we define a
morphism as a series of transformations of SIGNAL models
without changing their control part (the clock system of the
model is preserved). Temporal properties are introduced in
the morphism to reveal timing aspects of these models. The
original SIGNAL models and their temporal homomorphisms
are finally composed together for co-simulation. Figure 7
illustrates a schema of the co-simulation that has been carried
out successfully. PP is the original SIGNAL program, whose
inputs I are provided by Inputs. T(PP) is the temporal homo-
morphism of PP with regard to specified Temporal properties
and a parameterization of Library of cost functions. Date
provides date signals to T(PP) according to I. The input signals
are synchronized to their corresponding date signals. Control
values of PP, which decide specific traces of execution, are
sent to T(PP) so that they have the same execution traces.
Date signals of inputs and outputs of T(PP) are finally sent to
Observer in order to obtain the simulation result V.
Inputs PP
Date
Library of 
cost functions
T(PP)
Temporal
properties
I
I
date_I
O O
date_O
date_I Observer
C
V
Fig. 7. The co-simulation of a SIGNAL program with regard to its temporal
behavior.
Formal verification of functional aspects can be performed
as a validation approach. AADL specifications are translated
into SIGNAL, hence the model checking tool associated with
Polychrony, called Sigali [19], can be used to check the
system. Polynomial dynamical systems, as symbolic represen-
tation of the Sigali-based model checking, are obtained by
compiling the SIGNAL programs. By formalizing the prop-
erties, with regard to liveness, invariance, reachability, etc.,
which are mainly based on computational tree logic (CTL),
Sigali verifies if the properties hold for the overall system.
In addition to profiling and verification, a VCD-oriented
simulation can also be performed. It aims at the visualization
of value change during the program execution through graph-
ical VCD viewers, such as GTK Wave. The visualization can
be done dynamically at the same time as the execution.
IV. RELATED WORKS
A number of AADL tools have been developed for system
level design methodologies. As a free real-time scheduling
tool, Cheddar [2] analyzes task temporal constraints of AADL
systems. Ocarina [4] is an AADL-based code generation
toolsuite.
In order to validate formal properties on AADL models,
or for performance analysis, or verification of an AADL
model, some other formal models could be used to rep-
resent the AADL models. It has been widely studied in
AADL2Fiacre [8], SLIM [20], etc. In these projects, AADL
is modeled using an intermediate language for verification of
high level models. We follow a similar approach: SIGNAL is
adopted as a common formalism, which can be transformed
into polynomial equations associated with a model checking
tool. An advantage of our approach is that formal verification,
simulation and analysis can be directly carried out on this
common formalism, without supplementary translation into
some other formalism.
Due to the limitation of pure asynchronous design pattern,
synchronous modeling of asynchronous systems has been
an important issue. In [11], a generic semantic model for
synchronous and asynchronous computation is defined, after
that, the attention is focused on implementing communication
mechanisms. [18] relies on the MARTE [3] Time Model
and the operational semantics of its companion language
CCSL [6], to equip UML activities with the execution se-
mantics of an AADL specification. It makes efforts to build
a generic simulator specifically for AADL, but targeting a
formal analyzable language remains a perspective. Although
AADL2SYNC [1] also models AADL using a synchronous
language, it considers a purely synchronous model of com-
putation (that of Lustre), in which clocks need to be totally
ordered. Its expressive capability is limited compared to multi-
clocked MoC considered in SIGNAL.
V. CONCLUSION
In this paper, we present a model of a part of AADL
software and hardware concepts, such as thread, connection,
and processors, based on the SIGNAL’s polychronous model
of computation. Time-related concepts in AADL, such as syn-
chronization, delay, period, etc., are abstracted by using dis-
crete logical clocks, which can be independent or dependent.
Thus, AADL time domain is mapped onto SIGNAL clocks.
Then, independent or dependent clocks are partially correlated
by schedulers and allocation specification for simulation. An
overview of the model description and simulation results of
an avionic case study, SDSCS system, can be found in [23]
to demonstrate our approach. [23] focuses on the issue of
composing, integrating and simulation heterogeneous models
(AADL model and Simulink model) in a system co-design
flow, and in this paper, we mainly present the modeling for
AADL in Polychrony.
This modeling supports the virtual prototyping and formal
validation of component-based embedded architectures, and
enables software synthesis for the purpose of early phase
simulation. A refinement of this modeling in consideration
of more AADL concepts, including more temporal proper-
ties, memory, data access, etc., is in progress. We are also
interested in introducing controller synthesis for the partition-
level scheduling [19] and distributed code generation using
Syndex [5].
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